Abstract-In this paper we present a systematic study of GeSn n-FETs. First, process modules such as high-k metal gate stacks and NiGeSn -metallic contacts for use as source/drain contacts are characterized and discussed. GeSn alloys of different Sn content allow the study of the capacitance-voltage (CV) and contact characteristics of both direct and indirect bandgap semiconductors. We then present GeSn n-FET devices we have fabricated. The device characterization includes temperature dependent IV characteristics. As important step towards GeSn for tunnel-FET Ge 0.87 Sn 0.13 tunnel-diodes with negative differential resistance at reduced temperature are shown. The present work provides a base for further optimization of GeSn FET and novel tunnel FET devices.
I. INTRODUCTION
GeSn alloys are group IV semiconductors that rapidly evolved within the last years. Thanks to the availability of high-Sn content and strain relaxed layers, we were recently able to prove the existence of a fundamental direct bandgap in a group IV alloy grown on Si [1] . Having direct bandgap (DBG) GeSn alloys is a definite boon for Si based photonics. However such alloys may also serve as performance booster for nanoelectronic devices. The small effective mass and reduced scattering at the center of Brillouin zone allows increased mobility of -electrons and performance improvement of GeSn MOSFETs. In addition the possibility of combining direct band-to-band tunneling and the low bandgap should yield efficient band to band tunneling in tunnel field effect transistors (TFETs).
Theoretical k.p -calculations predict a significant mobility enhancement as soon as the population of -valley increases. For indirect GeSn alloys the mobility is dominated by electrons occupying the L-valley until Sn contents around 9 at.% are reached. For larger Sn contents above the indirect to direct bandgap transition, the -valley becomes populated and the boost in electron mobility becomes significant. The calculated Sn-dependent -valley population and mobility is presented in Fig.1 . The mobility of -electrons itself is much larger than mobility of L-electrons, due to a much smaller effective mass and density of states of the former. In direct GeSn, with the L valley not considerable above , strong intervalley -L scattering limits the mobility of -electrons. However when Sn-content and thus the -L spacing further increase this scattering process is suppressed. As a consequence the mobility, as well as the average mobility, strongly increase. Calculated -valley population (top) and electron mobility vs Sn-content (bottom) as obtained by k.p-theory. Preliminary works on p-and n-MOSFETs [2] , [3] and even TFETs [4] based on GeSn alloys have been reported, however, with Sn-contents and strain values far below the indirect to direct transition. The low solid solubility of Sn in Ge < 1at.% and the far non-equilibrium growth results in a very limited thermal budged < 350°C for Sn-contents above 10 at.% making process integration challenging as elevated processing temperatures would result in Sn-segregation and precipitation.
In this work we discuss advances on low temperature (T) process modules for GeSn-FET devices with Sn-contents up to 13 at.% including high-k/metal gate stacks with interface trap densities in the 10 12 eV -1 cm -2 -range and low resistivity NiGeSn contacts with ultra-low Schottky barrier heights. Emphases is placed on the fabrication and characterization of tunneling diodes with 13 at.% Sn as well as on first steps toward direct bandgap GeSn n-FETs.
II. EXPERIMENTAL
Due to the low solid solubility of Sn in Ge < 1 at.% GeSn layers with Sn-contents up to 13 at.% are grown far from equilibrium growth conditions in an industry compatible AIXTRON TRICENT RPCVD reactor [5] . All process modules were kept below 350°C in order to avoid Sndiffusion and segregation. As a first key module MOScapacitors (MOScaps) with high-k/ metal gate stacks on GeSn have been investigated. After surface preparation in HF-HCl wet cleaning 6 nm HfO 2 dielectric followed by 40 nm TiN metal were deposited at low temperature by atomic layer deposition (ALD) and sputter deposition, respectively. MOScaps with Sn-contents between 0 at.% (Ge-substrate) and 12.5 at.% were fabricated. In doing so standard CMOS technology such as photo lithography and reactive ion etching were used to define structures. The fabrication ended up with a lift off process including the deposition of 150 nm Al for contacts followed by forming gas annealing at 300°C. A set of Capacitance-Voltage (CV)-curves for different frequencies measured on TiN/HfO 2 /Ge 0.915 Sn 0.085 is shown in Fig.2(a) . The good GeSn/HfO 2 interface quality is evidenced by the small frequency dependent flat-band voltage shift and the small frequency dispersion in accumulation. As a characteristic of low bandgap semiconductors, the CV-curves feature a strong minority carrier inversion response even at high frequencies > 100 kHz. As a consequence the so called weak-inversion hump hinders a reliable extraction of interface trap density (Dit) at room temperature [6] . However, at lower temperatures the minority carrier inversion response is reduced and by applying the low-T conductance method Dit values of 2x10 12 cm -2 eV -1 at midgap were extracted for GeSn capacitors with different Sn contents ( Fig. 2(b) ).
Metal-semiconductor-metal diodes based on NiGeSn/GeSn Schottky contacts were fabricated using an oxide mask. After native oxide removal, 10 nm of Ni were deposited by sputter deposition and ~ 23 nm NiGeSn was formed by rapid thermal annealing for 10 s in N 2 /H 2 forming gas atmosphere. Unreacted 
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978-1-4673-8609-8/16/$31.00 ©2016 IEEENi was removed by sulfuric acid (96 % aq.). The lowest sheet resistance was obtained by stano-germanidation at 325°C [7] . The low-resistive NiGeSn-phase could be maintained over the complete available Sn-content range from 0 to 12.5 at. %. The sheet resistance of NiGeSn for several Sn-contents is shown in Fig.3(c) . Furthermore a smooth NiGeSn/GeSn interface was obtained as shown by the cross-sectional TransmissionElectron-Microscopy (TEM) image in the inset of Fig.3(c) . I-V characteristics of two back-to back connected NiGeSn/GeSn Schottky diodes were measured in a temperature range from 350 K down to 100 K. From Arrhenius plots of the current characteristics for different voltages ( Fig.3(a) ) the Schottkybarrier height (SBH) was extracted by fitting the linear region. In order to exclude the image force lowering by the applied voltage the SBH at 0 V was obtained by plotting the extracted SBH from Fig.3(a) against the applied bias and extrapolating to 0 V, as shown in Fig.3(b) . Similar to NiGe/Ge contacts the Schottky barrier of NiGeSn on GeSn for holes is very small. A SBH of 0.08 eV has been extracted for NiGeSn/Ge 0.875 Sn 0.125 (p-type) which makes NiGeSn an ideal contact for p-type devices. However, this implies very high Schottky barriers for electrons leading to high S/D resistances for n-type GeSn and demanding further investigation on n-type GeSn-contacts.
Dopant segregation (DS) is a well know method for SBHtuning [8] . The dopant segregation effect on GeSn with n-type dopants is presented below. Both P and As were first implanted into GeSn test-structures at a dose of 1x10 15 cm -² at energies of 7 and 13 keV, respectively. Then a NiGeSn layer was formed with the above mentioned annealing parameters. Subsequently doping profiles were analyzed by means of Time of Flight Secondary-Ion-Mass-Spectrometry (ToF-SIMS). Whereas there is no peak visible in the doping profile for P, a snowplough effect has been observed for As leading to a peak in the As-concentration at the NiGeSn/GeSn interface (Fig.4) . The differences in DS for As and P might be attributed to differences in solubility and diffusion.
Combining the above described process modules GeSn nMOSFETs were fabricated with Sn contents of 0 at.%, 7 at.% and 12.5 at.% using ion implanted source/drain (S/D) contacts after forming a gate stack with TiN/HfO 2 . The transfer curves of the GeSn-nFETs for a series of temperatures are shown in Fig.5 . At room temperature the device shows a low I on /I off ratio and a reduced on current at lower temperature due to the poor n+/p junctions in the S/D regions. The limited thermal budget used in order to avoid Sn diffusion, here 350°C, was not sufficient to recrystallize the amorphized regions created by ion implantation, leading to very poor junctions with low activation and high access resistances. This is even more critical for high Sn content devices as shown in Fig.6 at 80K. Apart from the un-healed implantation damage the unintentional background doping of GeSn increases with increasing Sn-content. Furthermore the bandgap is decreased. Both factors lead to increased S/D-leakage and gate induced drain-leakage (GIDL) which is caused by band to band tunneling and increases exponentially with the reduced bandgap. This is also visible in the temperature dependence of the transfer characteristics in Fig. 5 . The S/D leakage strongly decreases for temperatures below 200 K. The solution for maintaining crystalline GeSn is the use of in-situ doping and selective growth in the S/D region. The in-situ doping is discussed below in terms of tunneling diodes.
As demonstration of the potential of direct bandgap GeSn for band to band tunneling, and the advantage of in-situ doping over ion implantation, we have fabricated GeSn tunneling diodes as an important step towards advanced GeSn based TFETs. We could push the Sn-content up to 13 at.% as a follow up to previous results with a stack of 9 at.% and 11 at.% [9] enabling an even lower bandgap and higher directness of the GeSn. As a proof of band-to-band tunneling negative differential resistance (NDR) is observed at low-T (Fig.7 ), demonstrating a high doping level of both p and n-type dopants, which is essential for MOSFETs and TFETs. However, due to enhanced diffusion and trap assisted tunneling (TAT) in this low-bandgap semiconductor the NDR vanishes for temperatures above 100 K. In forward bias > 0.1 V two distinct regions separated by a kink in the slope of the I-V curve are visible. Whereas the medium part of the curve 0.1 V < V d < 0.3 V can be attributed to TAT, diffusion current is dominating for strong forward bias > 0.3 V. We expect further improvements in the peak to valley current ratio and a move towards room temperature NDR with optimized doping profiles.
III. CONCLUSION
We presented process module developments for GeSnFETdevices including high-k metal gate stacks, NiGeSn contacts as well as GeSn-nFETs with Sn-contents >10 at.%. . Uniform NiGeSn contacts on p-GeSn indicated very small Schottky barrier heights, while the Schottky contacts on n-GeSn can be optimized by As dopant segregation. Junctions made by ion implantation face challenges due to the metastability of GeSn, which can be solved by in-situ doping as illustrated by GeSntunnel diodes with 13 at.% Sn which show characteristic negative differential resistance at low-T.
